

1-A, SINGLE-CHIP, LI-ION AND LI-POL CHARGER IC

FEATURES

- Integrated Power FET and Current Sensor for Up to 1-A Charge Applications From AC Adapter
- Precharge Conditioning With Safety Timer
- Charge and Power-Good Status Output
- Automatic Sleep Mode for Low Power Consumption
- Integrated Charge-Current Monitor
- Fixed 7-Hour Fast Charge Safety Timer
- Ideal for Low-Dropout Charger Designs for Single-Cell Li-Ion or Li-Pol Packs in Space-Limited Portable Applications
- Small 3-mm x 3-mm SON Package

APPLICATIONS


- PDAs, MP3 Players
- Digital Cameras

- Internet Appliances
- Smartphones

DESCRIPTION

The bq24080 and bq24081 are highly integrated and flexible Li-Ion linear charge devices targeted at space-limited charger applications. They offer an integrated power FET and current sensor, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device. An external resistor sets the magnitude of the charge current.

The device charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The device automatically restarts the charge if the battery voltage falls below an internal threshold. The device automatically enters sleep mode when the ac adapter is removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _J	CHARGE REGULATION VOLTAGE (V)	FUNCTIONS	FAST-CHARGE TIMER (HOURS)	PART NUMBER ⁽¹⁾⁽²⁾	MARKINGS
-40°C to 125°C	4.2	\overline{CE} and \overline{PG}	7	bq24080DRCR	BRO
				bq24080DRCT	
-40°C to 125°C	4.2	\overline{TE} and TS	7	bq24081DRCR	BRP
				bq24081DRCT	

- (1) The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.
 (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DISSIPATION RATINGS

PACKAGE	R _{θJA}	R _{θJC}	T _A < 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 40°C
DRC ⁽¹⁾	46.87 °C/W	4.95 °C/W	1.5 W	0.021 W/°C

- (1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2- x 3-via matrix.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted ⁽¹⁾

		bq24080, bq24081	UNIT	
V _I	Input voltage ⁽²⁾	IN, \overline{CE} , ISET, OUT, \overline{PG} , STAT1, STAT2, \overline{TE} , TS	-0.3 to 7	V
	Output sink/source current	STAT1, STAT2, \overline{PG}	15	mA
	Output current	OUT	1.5	A
T _A	Operating free-air temperature range		-40 to 125	°C
T _J	Junction temperature range			°C
T _{stg}	Storage temperature		-65 to 150	°C
	Lead temperature for 10 seconds		300	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 (2) All voltages are with respect to V_{SS}.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	6.5	V
T _J	Operating junction temperature range	0	125	°C

ELECTRICAL CHARACTERISTICS

 over $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENT						
$I_{CC(VCC)}$	V_{CC} current	$V_{CC} > V_{CC(MIN)}$		1.2	2	mA
$I_{CC(SLP)}$	Sleep current	Sum of currents into OUT pin, $V_{CC} < V_{(SLP)}$		2	5	μA
$I_{CC(STBY)}$	Standby current	$\overline{CE} = \text{High}$, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$			150	
$I_{IB(OUT)}$	Input current on OUT pin	Charge DONE, $V_{CC} > V_{CC(MIN)}$		1	5	
VOLTAGE REGULATION $V_{O(REG)} + V_{(DO-MAX)} \leq V_{CC}$, $I_{(TERM)} < I_{O(OUT)} \leq 1\text{ A}$						
$V_{O(REG)}$	Output voltage			4.2		V
	Voltage regulation accuracy	$T_A = 25^{\circ}\text{C}$	-0.35%		0.35%	
			-1%		1%	
$V_{(DO)}$	Dropout voltage ($V_{(IN)} - V_{(OUT)}$)	$V_{O(OUT)} = V_{O(REG)}$, $I_{O(OUT)} = 1\text{ A}$ $V_{O(REG)} + V_{(DO)} \leq V_{CC}$		350	500	mV
CURRENT REGULATION						
$I_{O(OUT)}$	Output current range ⁽¹⁾	$V_{I(OUT)} > V_{(LOWV)}$, $V_{I(IN)} - V_{I(OUT)} > V_{(DO)}$, $V_{CC} \geq 4.5\text{ V}$	50		1000	mA
$V_{(SET)}$	Output current set voltage	Voltage on ISET pin, $V_{CC} \geq 4.5\text{ V}$, $V_I \geq 4.5\text{ V}$, $V_{I(OUT)} > V_{(LOWV)}$, $V_I - V_{I(OUT)} > V_{(DO)}$	2.463	2.5	2.538	V
$K_{(SET)}$	Output current set factor	$50\text{ mA} \leq I_{O(OUT)} \leq 1\text{ A}$	307	322	337	
		$10\text{ mA} \leq I_{O(OUT)} < 50\text{ mA}$	296	320	346	
		$1\text{ mA} \leq I_{O(OUT)} < 10\text{ mA}$	246	320	416	
PRECHARGE AND SHORT-CIRCUIT CURRENT REGULATION						
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Voltage on OUT pin	2.8	3	3.2	V
	Deglintch time for fast-charge to precharge transition	$V_{CC(MIN)} \geq 4.5\text{ V}$, $t_{FALL} = 100\text{ ns}$, 10-mV overdrive, $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms
$I_{O(PRECHG)}$	Precharge range ⁽²⁾	$0\text{ V} < V_{I(OUT)} < V_{(LOWV)}$, $t < t_{(PRECHG)}$	5		100	mA
$V_{(PRECHG)}$	Precharge set voltage	Voltage on ISET pin, $V_{O(REG)} = 4.2\text{ V}$, $0\text{ V} < V_{I(OUT)} > V_{(LOWV)}$, $t < t_{(PRECHG)}$	240	255	270	mV
TERMINATION DETECTION						
$I_{(TERM)}$	Charge termination detection range ⁽³⁾	$V_{I(OUT)} > V_{(RCH)}$, $t < t_{(TRMDET)}$	5		100	mA
$V_{(TERM)}$	Charge termination detection set voltage	Voltage on ISET pin, $V_{O(REG)} = 4.2\text{ V}$, $V_{I(OUT)} > V_{(RCH)}$, $t < t_{(TRMDET)}$	235	250	265	mV
t_{TRMDET}	Deglintch time for termination detection	$V_{CC(MIN)} \geq 4.5\text{ V}$, $t_{FALL} = 100\text{ ns}$ charging current decreasing below 10-mV overdrive	250	375	500	ms

 (1) See Equation 2 in the *Function Description* section.

 (2) See Equation 1 in the *Function Description* section.

 (3) See Equation 4 in the *Function Description* section.



ELECTRICAL CHARACTERISTICS (continued)

over 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY RECHARGE THRESHOLD						
V _(RCH)	Recharge threshold		V _{O(REG)} − 0.115	V _{O(REG)} − 0.10	V _{O(REG)} − 0.085	V
t _(DEGL)	Deglintch time for recharge detect	V _{CC(MIN)} ≥ 4.5 V, t _{FALL} = 100 ns decreasing below or increasing above threshold, 10-mV overdrive	250	375	500	ms
STAT1, STAT2, and $\overline{\text{PG}}$ OUTPUTS						
V _{OL}	Low-level output saturation voltage	I _O = 5 mA			0.25	V
$\overline{\text{CE}}$ and $\overline{\text{TE}}$ INPUTS						
V _{IL}	Low-level input voltage		0		0.4	V
V _{IH}	High-level input voltage		1.4			
I _{IL}	Low-level input current		−1			μA
I _{IH}	High-level input current				1	
TIMERS						
t _(PRECHG)	Precharge time		1,584	1,800	2,016	s
t _(CHG)	Charge time		22,176	25,200	28,224	s
I _(FAULT)	Timer fault recovery current			200		μA
SLEEP COMPARATOR						
V _(SLP)	Sleep-mode entry threshold voltage	2.3 V ≤ V _{I(OUT)} ≤ V _{O(REG)}	V _{CC} ≤ V _{I(OUT)} + 80 mV			V
V _(SLPEXIT)	Sleep-mode exit threshold voltage		V _{CC} ≥ V _{I(OUT)} + 190			
	Sleep-mode entry deglintch time	V _(IN) decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive	250	375	500	ms
THERMAL SHUTDOWN THRESHOLDS						
T _(SHTDWN)	Thermal trip threshold	T _J increasing	165			°C
	Thermal hysteresis		15			
UNDERVOLTAGE LOCKOUT						
V _(UVLO)	Undervoltage lockout	Decreasing V _{CC}	2.4	2.5	2.6	V
	Hysteresis		27			mV
TEMPERATURE SENSE COMPARATOR (bq24081)						
V _(TS1)	High-voltage threshold		2.475	2.5	2.525	V
V _(TS2)	Low-voltage threshold		0.485	0.5	0.515	
I _(TS)	TS pin current source		96	102	108	μA
t _(DEGL)	Deglintch time for temperature fault		250	375	500	ms

PIN ASSIGNMENT

DRC PACKAGE (TOP VIEW)




P0051-01

PIN FUNCTIONS

NAME	PIN NO.		I/O	DESCRIPTION
	bq24080	bq24081		
\overline{CE}	9	–	I	Charge enable input (active-low)
GND	2, 7	2, 7	–	Ground
IN	1	1	I	Adapter dc voltage. Connect minimum 0.1- μ F capacitor to V_{SS} .
ISET	6	6	I	Charge current. External resistor to V_{SS} sets precharge and fast-charge current, and also the termination current value. Can be used to monitor the charge current.
OUT	10	10	O	Charge current output. Connect minimum 0.1- μ F capacitor to V_{SS} .
\overline{PG}	8	–	O	Power-good status output (open-drain)
STAT1	3	3	O	Charge status outputs (open-drain)
STAT2	4	4	O	
\overline{TE}	–	8	I	Timer-enable input (active-low)
TS	–	9	I/O	Temperature sense; connect to NTC in battery pack.
V_{SS}	5	5	–	Ground
Thermal pad	–	–	–	There is an internal electrical connection between the exposed thermal pad and the V_{SS} pin of the device. The exposed thermal pad must be connected to the same potential as the V_{SS} pin on the printed-circuit board. Do not use the thermal pad as the primary ground input for the device. The V_{SS} pin must be connected to ground at all times.

FUNCTIONAL BLOCK DIAGRAM



B0193-01

- (1) bq24080 only
- (2) bq24081 only
- (3) Signal deglitched

TYPICAL CHARACTERISTICS DROPOUT VOLTAGE vs JUNCTION TEMPERATURE




Figure 1.





Figure 2. V_{IN} Hot-Plug Power-Up Sequence


C001

TYPICAL CHARACTERISTICS (continued)



C002


Figure 3. Charge Enable Power-Up Sequence (\overline{CE} = High-to-Low)



C003

Figure 4. Battery Hot-Plug During Charging Phase

TYPICAL CHARACTERISTICS (continued)



C004

- (1) No battery – In termination deglitch prior to STAT1 going high. V_{OUT} (V_{BAT}) cycling between *charge* and *done* prior to screen capture.
- (2) Stat1 goes high – In *done* state
- (3) 2-V battery is inserted during the *charge done* state.
- (4) Charging is initiated – STAT1 goes low and charge current is applied.
- (5) Battery is removed – V_{OUT} goes into regulation, I_{OUT} goes to zero, and termination deglitch timer starts running (same as state 1).
- (6) Deglitch timer expires – *charge done* is declared.

Figure 5. Battery Hot-Plug and Removal Power Sequence

FUNCTIONAL DESCRIPTION

The device supports a precision Li-Ion, Li-Pol charging system suitable for single cells. Figure 6 shows a typical charge profile, and Figure 7 shows an operational flow chart.





Figure 6. Typical Charging Profile

M0066-01



F0018-01

Figure 7. Operational Flow Chart

Battery Preconditioning

During a charge cycle, if the battery voltage is below the $V_{(LOWV)}$ threshold, the device applies a precharge current, $I_{O(PRECHG)}$, to the battery. This feature revives deeply discharged cells. Resistor R_{SET} , connected between the ISET and V_{SS} , determines the precharge rate. The $V_{(PRECHG)}$ and $K_{(SET)}$ parameters are specified in the *Electrical Characteristics* table.

$$I_{O(PRECHG)} = \frac{K_{(SET)} \times V_{(PRECHG)}}{R_{SET}} \quad (1)$$

The device activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If the $V_{(LOWV)}$ threshold is not reached within the timer period, the device turns off the charger and enunciates FAULT on the STATx pins. See the *Timer Fault Recovery* section for additional details.

Battery Fast-Charge Constant Current

The device offers on-chip current regulation with programmable set point. Resistor R_{SET} , connected between the ISET and V_{SS} , determines the charge rate. The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}} \quad (2)$$

Charge-Current Monitor

When the charge function is enabled internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor R_{ISET} generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V(ISET) = I(OUT) \times \frac{R_{ISET}}{K_{(SET)}} \quad (3)$$

Battery Fast-Charge Voltage Regulation

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The device monitors the battery-pack voltage between the OUT and V_{SS} pins. When the battery voltage rises to the $V_{O(REG)}$ threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the device also monitors the charge time in the charge mode. If charge is not terminated within this time period, $t_{(CHG)}$, the charger is turned off and FAULT is set on the STATx pins. See the *Timer Fault and Recovery* section for additional details.

Charge Termination Detection and Recharge

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, charge is terminated. The $V_{(TERM)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(TERM)} = \frac{K_{(SET)} \times V_{(TERM)}}{R_{SET}} \quad (4)$$

After charge termination, the device restarts the charge once the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold. This feature keeps the battery at full capacity at all times.

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, the charge is terminated immediately.

Resistor R_{SET} , connected between the ISET and V_{SS} , determines the current level at the termination threshold.

Sleep Mode

The device enters the low-power sleep mode if the input power (IN) is removed from the circuit. This feature prevents draining the battery during the absence of input supply.

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that *OFF* indicates the open-drain transistor is turned off.

Table 1. Status Pin Summary

CHANGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault		
Sleep mode		

$\overline{\text{PG}}$ Output (bq24080)

The open-drain power-good ($\overline{\text{PG}}$) output pulls low when a valid input voltage is present. This output is turned off (high-impedance) in sleep mode. The $\overline{\text{PG}}$ pin can be used to drive an LED or communicate to the host processor.

Charge-Enabled ($\overline{\text{CE}}$) Input (bq24080)

The $\overline{\text{CE}}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions.


Timer Enabled ($\overline{\text{TE}}$) Input (bq24081)

The $\overline{\text{TE}}$ digital input is used to disable or enable the fast-charge timer. A low-level signal on this pin enables the fast-charge timer, and a high-level signal disables this feature.

TEMPERATURE QUALIFICATION (bq24081)


The bq24081 continuously monitors battery temperature by measuring the voltage between the TS and V_{SS} pins. An internal current source provides the bias for common 10-k Ω negative-temperature-coefficient thermistors (NTC) (see the functional block diagram). The device compares the voltage on the TS pin with the internal $V_{(\text{TS}1)}$ and $V_{(\text{TS}2)}$ thresholds to determine if charging is allowed. If a temperature outside the $V_{(\text{TS}1)}$ and $V_{(\text{TS}2)}$ thresholds is detected, the device immediately suspends the charge by turning off the power FET and holding the timer value (i.e., timers are not reset). Charge is resumed when the temperature returns within the normal range.

The allowed temperature range with a 103AT-type thermistor is 0°C to 45°C. However, the user may modify these thresholds by adding external resistors (see [Figure 8](#) and [Figure 9](#)



B0194-01

Figure 8. Default Temperature Thresholds



B0195-01

Figure 9. Temperature Thresholds Modified by External Resistors

Timer Fault and Recovery

As shown in [Figure 7](#), the device provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition Number 1

OUT pin voltage is above the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs.

Recovery method: the device waits for the OUT pin voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the OUT pin voltage falls below the recharge threshold, the device clears the fault and starts a new charge cycle. A POR, \overline{TE} , or \overline{CE} toggle also clears the fault.

Condition number 2

OUT pin voltage is below the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs

Recovery method: Under this scenario, the device applies the $I_{(FAULT)}$ current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the OUT pin voltage goes above the recharge threshold, then the device disables the $I_{(FAULT)}$ current and executes the recovery method described for condition number 1. Once the OUT pin voltage falls below the recharge threshold, the bq24080 clears the fault and starts a new charge cycle. A POR, \overline{TE} , or \overline{CE} toggle also clears the fault.

APPLICATION INFORMATION

bq24080/1 CHARGER DESIGN EXAMPLE

Requirements

- Supply voltage = 5 V
- Fast-charge current of approximately 750 mA
- Battery-Temperature sense (bq24081): default setting = -2°C to 44.5°C

Calculations

Program the charge current for 750 mA:

$$R_{\text{ISET}} = [V_{(\text{SET})} \times K_{(\text{SET})} / I_{(\text{OUT})}]$$

From electrical characteristics table, $V_{(\text{SET})} = 2.5 \text{ V}$.

From electrical characteristics table, $K_{(\text{SET})} = 322$.

$$R_{\text{ISET}} = [2.5 \text{ V} \times 322 / 0.75 \text{ A}] = 1.073 \text{ k}\Omega$$

Selecting the closest standard value, use a 1.07-k Ω resistor connected between ISET (pin 6) and ground.

Battery Temperature Sense (bq24081):

Use a Semitec 103AT-4 NTC thermistor connected between TS (pin 9) and ground.

$$R_{\text{THERM-cold}} = [V_{(\text{TS1})} / I_{(\text{TS})}] = 2.5\text{V} / 100 \mu\text{A} = 25 \text{ k}\Omega$$

$$R_{\text{THERM-hot}} = [V_{(\text{TS2})} / I_{(\text{TS})}] = 0.5\text{V} / 100 \mu\text{A} = 5 \text{ k}\Omega$$

Look up the corresponding temperature value in the manufacturer's resistance-temperature table for the thermistor selected. For a 103AT-4 Semitec thermistor:

$$5 \text{ k}\Omega = 44.5^{\circ}\text{C}$$

$$25 \text{ k}\Omega = 2^{\circ}\text{C}$$

STAT Pins (All Devices) and PG Pin (bq24080):

Status pins Monitored by Processor:

Select a pullup resistor that can source more than the input bias (leakage) current of both the processor and status pins and still provide a logic high. $R_{\text{PULLUP}} \leq [V_{(\text{CC-pullup})} - V_{(\text{logic hi-min})} / (I_{(\text{P-monitor})} + I_{(\text{STAT-OpenDrain})})] = (3.3 \text{ V} - 1.9 \text{ V}) / (1 \mu\text{A} + 1 \mu\text{A}) \leq 700 \text{ k}\Omega$; Connect a 100-k Ω pullup between each status pin and the V_{CC} of the processor. Connect each status pin to a μP monitor pin.

Status viewed by LED:


Select an LED with a current rating less than 10 mA and select a resistor to place in series with the LED to limit the current to the desired current value (brightness). $R_{\text{LED}} = [(V_{(\text{IN})} - V_{(\text{LED-on})}) / I_{(\text{LED})}] = (5 \text{ V} - 2 \text{ V}) / 1.5 \text{ mA} = 2 \text{ k}\Omega$. Place an LED and resistor in series between the input and each status pin.

Selecting Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 0.1- μF ceramic capacitor, placed in close proximity to the IN pin and GND pad works well. In some applications, it may be necessary to protect against a hot plug input voltage overshoot. This is done in three ways:

1. The best way is to add an input zener, 6.2 V, between the IN pin and V_{SS} .
2. A low-power zener is adequate for the single event transient. Increasing the input capacitance lowers the characteristic impedance which makes the input resistance more effective at damping the overshoot, but risks damaging the input contacts by the high inrush current.
3. Placing a resistor in series with the input dampens the overshoot, but causes excess power dissipation.

The device only requires a small capacitor for loop stability. A 0.1- μF ceramic capacitor placed between the OUT and GND pad is typically sufficient.



S0228-01

Figure 10. Typical Application Circuit

Thermal Considerations

The bq24080 and bq24081 are packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number [SLUA271](#)).

The most common measure of package thermal performance is thermal impedance ($R_{\theta JA}$) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for $R_{\theta JA}$ is:

$$R_{\theta JA} = \frac{T_J - T_A}{P} \quad (5)$$

Where:

- T_J = device junction temperature
- T_A = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of $R_{\theta JA}$ include:

- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested
- Use multiple 10–13 mil vias in the PowerPAD™ to copper ground plane.
- Avoid cutting the ground plane with a signal trace near the power IC.
- The PCB must be sized to have adequate surface area for heat dissipation.
- FR4 (figerglass) thickness should be minimized.

The device power dissipation, P , is a function of the charge rate and the voltage drop across the internal Power FET. It can be calculated from the following equation:

$$P = (V_{(IN)} - V_{(OUT)}) \times I_{O(OUT)} \quad (6)$$

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See [Figure 6](#).

PCB Layout Considerations

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V_{CC} to $V_{(IN)}$ and the output filter capacitors from OUT to V_{SS} should be placed as close as possible to the device, with short trace runs to both signal and V_{SS} pins. The V_{SS} pin should have short trace runs to the GND pin.
- All low-current V_{SS} connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power ground path.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The device is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number [SLUA271](#)).

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ24080DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24080DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24080DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24080DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24081DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24081DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24081DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24081DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24080DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24080DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24081DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24081DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24080DRCR	SON	DRC	10	3000	346.0	346.0	29.0
BQ24080DRCT	SON	DRC	10	250	190.5	212.7	31.8
BQ24081DRCR	SON	DRC	10	3000	346.0	346.0	29.0
BQ24081DRCT	SON	DRC	10	250	190.5	212.7	31.8

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Metalized features are supplier options and may not be on the package.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PVSON-N10)



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated